IEC 60822:1988

Title

Language: EN VSB - Parallel Sub-system Bus of the IEC 60821 VMEbus

Language: FR VSB - Bus parallèle de sous-système du bus CEI 60821 VMEbus

Abstract

Language: EN The VSB bus was designed to meet the needs of multiprocessor systems based on high-performance 32-bit microprocessors built up from board assemblies. lt includes a high-speed asynchronous data transfer bus allowing masters to direct the transfer of binary data to and from slaves according to 4 kinds of cycles: address-only, single-transfer, block-transfer and interrupt-acknowledge cycles. It also includes an arbitration bus enabling arbiter modules and/or requester modules to coordinate the use of the data-transfer bus according to two arbitration methods (series or parallel). Note: -For the price of this publication, please consult the ISO/IEC price-code list.

Language(s)
Language: EN Language: FR
Edition
1.0
Date of issue
30.12.1988
ISO/IEC JTC 1/SC 25
ICS Codes
31.080.01, 35.200, 35.160
Publication number
60822
Preview

To use the preview feature, please enable JavaScript in your Browser


Price (excl. VAT)
€ 300,00 (Download and hardcopy)
Delivery format
postal download (311 Pages)

Warenkorb

Back

Legend

Document for download (PDF) PDF document (download version)
ZIP File for download ZIP file (download version)
Shipping item Paper (print version)/shipping item
Adobe DRM ePub File E-book (Adobe DRM ePub)
Storage medium Storage medium
Database Database
Bezugsart Online Viewing access (7-days available online)
Mandatory Standard according current regulation Mandatory Standard according current regulation

This website uses cookies. By continuing to use this website you are giving consent to cookies being used. For information on cookies, please look at our privacy statement.